

CLAIMS:

1 1. A method for accessing at least one memory unit based on an index
2 vector comprising a plurality of values, said method comprising the steps of:
3 concurrently performing an operation on individual ones of said plurality of
4 index vector values with a base value to generate a plurality of memory addresses;
5 and
6 concurrently accessing individual ones of said plurality of memory
7 addresses in said at least one memory unit.

1 2. The method of claim 1 wherein said operation is addition.

1 3. The method of claim 1 wherein said operation is bit replacement.

1 4. The method of claim 3 wherein said bit replacement operation is
2 implemented with logical OR and a plurality of least significant bits of said base
3 address are 0.

1 5. The method of claim 3 wherein said bit replacement operation is
2 implemented with bit concatenation.

1 6. The method of claim 1 wherein said at least one memory unit
2 comprises one multiport memory unit and wherein said step of concurrently
3 accessing comprises the step of accessing individual ones of said plurality of
4 memory addresses via one corresponding memory port.

1 7. The method of claim 1 wherein said at least one memory unit
2 comprises a plurality of memory units and wherein said step of concurrently
3 accessing comprises the step of accessing individual ones of said plurality of
4 memory addresses in one corresponding memory unit.

1 8. The method of claim 1 wherein said step of concurrently accessing
2 further comprises the steps of:
3 concurrently reading data from individual ones of said plurality of memory
4 addresses; and
5 storing said data in a storage register.

1 9. The method of claim 1 wherein said step of concurrently accessing
2 further comprises the step of concurrently writing data to individual ones of said
3 plurality of memory addresses.

1 10. A method for accessing at least one memory unit based on an index
2 vector comprising a plurality of segments, said method comprising the steps of:
3 concurrently performing an operation on a value stored in individual ones
4 of said index vector segments with a base value to generate a first plurality of
5 memory addresses;
6 adding said base value to a value represented by the concatenation of
7 said plurality of segments of said index vector to generate a single memory address;
8 and
9 concurrently accessing in said at least one memory unit either said first
10 plurality of memory addresses or said single memory address.

1 11. The method of claim 10 wherein whether said first plurality of memory
2 addresses or said single memory address is accessed is based on a mode select
3 signal.

1 12. The method of claim 11 wherein said mode select signal is
2 programmable.

1 13. The method of claim 10 wherein said operation is addition.

1 14. The method of claim 10 wherein said operation is bit replacement.

1 15. The method of claim 14 wherein said bit replacement operation is
2 implemented with logical OR and a plurality of least significant bits of said base
3 address are 0.

1 16. The method of claim 14 wherein said bit replacement operation is
2 implemented with bit concatenation.

1 17. The method of claim 10 wherein said at least one memory unit
2 comprises one multiport memory unit and wherein said step of concurrently
3 accessing comprises the step of accessing either i) individual ones of said first
4 plurality of memory addresses in a corresponding port of said multiport memory unit
5 or ii) said single memory address in individual ones of said ports of said multiport
6 memory unit.

1 18. The method of claim 10 wherein said at least one memory unit
2 comprises a plurality of memory units and wherein said step of concurrently
3 accessing comprises the step of accessing either i) individual ones of said first
4 plurality of memory addresses in a corresponding one of said plurality of memory
5 units or ii) said single memory address in individual ones of said plurality of memory
6 units.

1 19. Apparatus comprising:
2 a first storage register for storing an index vector comprising a plurality of
3 values;
4 a second storage register for storing a base value;

5 a plurality of operator circuits, individual ones of said plurality of operator
6 circuits having a first input coupled to at least a portion of said first storage register
7 and a second input coupled to said second storage register, said plurality of operator
8 circuits for performing an operation on individual ones of said index vector values
9 with said base value to generate a plurality of memory addresses on outputs of said
10 operator circuits; and

11 at least one memory unit coupled to the outputs of said operator circuits
12 such that said plurality of memory addresses are accessible in said at least one
13 memory unit.

1 20. The apparatus of claim 19 wherein said operator circuits are adders.

1 21. The apparatus of claim 19 wherein said operator circuits are bit
2 replacement circuits.

1 22. The apparatus of claim 21 wherein said bit replacement circuits are
2 logical OR circuits and a plurality of least significant bits of said base address are 0.

1 23. The apparatus of claim 21 wherein said bit replacement circuits are bit
2 concatenation circuits.

1 24. The apparatus of claim 19 wherein said at least one memory unit is a
2 multiport memory unit and wherein individual ones of said ports of said multiport
3 memory unit are coupled to an output port of a corresponding operator circuit.

1 25. The apparatus of claim 19 wherein said at least one memory unit
2 comprises a plurality of memory units and wherein individual ones of said plurality of
3 memory units is coupled to an output of a corresponding operator circuit.

1 26. Apparatus comprising:

2 a first storage register for storing an index vector comprising a plurality of
3 segments;

4 a second storage register for storing a base value;

5 a plurality of operator circuits, individual ones of said plurality of operator
6 circuits having a first input coupled to at least a portion of said first storage register
7 and a second input coupled to said second storage register, said plurality of operator
8 circuits for performing an operation on a value stored in individual ones of said index
9 vector segments with said base value to generate a first plurality of memory
10 addresses on outputs of said operator circuits;

11 an adder circuit having a first input coupled to said second storage register
12 and a second input coupled to said first storage register for adding said base value
13 to a value represented by the concatenation of said plurality of segments of said
14 index vector to generate a single memory address;

15 a plurality of multiplexers, individual ones of said plurality of multiplexers
16 having as a first input one of said first plurality of memory addresses generated by
17 said operator circuits and as a second input said single memory address and as a
18 third input a mode select signal such that said plurality of multiplexers outputs either
19 said one of said first plurality of memory addresses or said single memory address
20 on an output port depending on said mode select signal; and

21 at least one memory unit coupled to said output port of said multiplexers
22 such that either said plurality of memory addresses or said single memory address is
23 accessible in said at least one memory unit.

1 27. The apparatus of claim 26 wherein said operator circuits are adders.

1 28. The apparatus of claim 26 wherein said operator circuits are bit
2 replacement circuits.

1 29. The apparatus of claim 28 wherein said bit replacement circuits are
2 logical OR circuits and a plurality of least significant bits of said base address are 0.

1 30. The apparatus of claim 28 wherein said bit replacement circuits are bit
2 concatenation circuits.

1 31. The apparatus of claim 26 wherein said at least one memory unit is a
2 multiport memory unit and wherein individual ones of said ports of said multiport
3 memory unit are coupled to an output port of a corresponding multiplexer.

1 32. The apparatus of claim 26 wherein said at least one memory unit
2 comprises a plurality of memory units and wherein individual ones of said plurality of
3 memory units is coupled to an output of a corresponding multiplexer.